

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

## Lateral power MOSFET having metal strap layer to reduce distributed resistance and method of fabricating the same

Patent Number: EP0720225

Publication date: 1996-07-03

Inventor(s): WILLIAMS RICHARD K (US)

Applicant(s): SILICONIX INC (US)

Requested Patent:  EP0720225, A3

Application Number: EP19950309533 19951229

Priority Number(s): US19940367388 19941230

IPC Classification: H01L23/482; H01L23/528; H01L29/78

EC Classification: H01L23/482E, H01L29/10D2B2B, H01L29/417D4, H01L29/78B2C

Equivalents:  JP8264785,  US5767546

Cited Documents: DE4037876; US5355008; US3667008; EP0624909

### Abstract

To reduce the distributed resistance in an integrated circuit die, a relatively thick metal strap layer is deposited on a bus or other conductive path in the top metal layer. The metal strap layer is formed by etching a longitudinal channel in the passivation layer over the bus and plating a thick metal layer, preferably nickel, in the channel. The metal strap layer dramatically reduces the resistance of the bus.



Data supplied from the esp@cenet database - I2